Sciweavers

1998 search results - page 238 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
IESS
2009
Springer
182views Hardware» more  IESS 2009»
15 years 4 months ago
Modeling Cache Effects at the Transaction Level
Abstract. Embedded system design complexities are growing exponentially. Demand has increased for modeling techniques that can provide both accurate measurements of delay and fast ...
Ardavan Pedram, David Craven, Andreas Gerstlauer
JGTOOLS
2008
126views more  JGTOOLS 2008»
15 years 6 months ago
Simple Empty-Space Removal for Interactive Volume Rendering
Interactive volume rendering methods such as texture-based slicing techniques and ray-casting have been well developed in recent years. The rendering performance is generally restr...
Vincent Vidal 0002, Xing Mei, Philippe Decaudin
ICNP
2006
IEEE
16 years 16 days ago
The Delicate Tradeoffs in BitTorrent-like File Sharing Protocol Design
— The BitTorrent (BT) file sharing protocol is popular due to its scalability property and the incentive mechanism to reduce free-riding. However, in designing such P2P file sh...
Bin Fan, Dah-Ming Chiu, John C. S. Lui
PVLDB
2008
100views more  PVLDB 2008»
15 years 6 months ago
Scalable query result caching for web applications
The backend database system is often the performance bottleneck when running web applications. A common approach to scale the database component is query result caching, but it fa...
Charles Garrod, Amit Manjhi, Anastasia Ailamaki, B...
JMLR
2002
144views more  JMLR 2002»
15 years 6 months ago
Round Robin Classification
In this paper, we discuss round robin classification (aka pairwise classification), a technique for handling multi-class problems with binary classifiers by learning one classifie...
Johannes Fürnkranz