1998 search results - page 235 / 400 » A Hardware Implementation of PRAM and Its Performance Evalua... |
168
click to vote
DAC
2006
ACM
15 years 10 months ago
2006
ACM
Conventionally, signal net routing is almost always implemented as Steiner trees. However, non-tree topology is often superior on timing performance as well as tolerance to open f...
161
click to vote
ISPASS
2010
IEEE
16 years 1 months ago
2010
IEEE
After many years of prefetching research, most commercially available systems support only two types of prefetching: software-directed prefetching and hardware-based prefetchers u...
155
click to vote
ICCD
2004
IEEE
16 years 3 months ago
2004
IEEE
In this work, we propose a dynamic power-aware issue queue in a general-purpose microprocessor for multimedia applications. Its resources can be adapted at runtime in accordance w...
134
click to vote
ASAP
2008
IEEE
16 years 1 months ago
2008
IEEE
Registers in processors generally contain words or, with the addition of multimedia extensions, short vectors of subwords of bytes or 16-bit elements. In this paper, we view the c...
172
click to vote
HPCA
2007
IEEE
16 years 25 days ago
2007
IEEE
To provide high dependability in a multithreaded system despite hardware faults, the system must detect and correct errors in its shared memory system. Recent research has explore...