1998 search results - page 211 / 400 » A Hardware Implementation of PRAM and Its Performance Evalua... |
168
click to vote
HICSS
2006
IEEE
16 years 18 days ago
2006
IEEE
Hardware designers are increasingly turning to Single Chip Multi-Processors to achieve power and throughput goals. To further increase performance for a specific application the c...
158
click to vote
DATE
2000
IEEE
15 years 11 months ago
2000
IEEE
Very low bit error rate has become an important constraint in high performance communication systems that operate at very low signal to noise ratios: due to their impressive codin...
141
click to vote
DATE
2009
IEEE
16 years 1 months ago
2009
IEEE
—This paper presents an innovative and effective method to improve the performance of a micro mechanical gyroscope by introducing the damping of its sensing quality factor. Indee...
165
click to vote
EGH
2004
Springer
15 years 12 months ago
2004
Springer
The shadow volume algorithm is a popular technique for real-time shadow generation using graphics hardware. Its major disadvantage is that it is inherently fillrate-limited, as t...
157
click to vote
SIGMETRICS
2010
ACM
15 years 11 months ago
2010
ACM
We present RSIO, a processor scheduling framework for improving the response time of latency-sensitive applications by monitoring accesses to I/O channels and inferring when user ...