Sciweavers

1998 search results - page 203 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
IPPS
2008
IEEE
16 years 1 months ago
Design of steering vectors for dynamically reconfigurable architectures
An architectural framework is studied that can perform dynamic reconfiguration. A basic objective is to dynamically reconfigure the architecture so that its configuration is well ...
Nick A. Mould, Brian F. Veale, John K. Antonio, Mo...
CODES
2006
IEEE
16 years 19 days ago
A run-time, feedback-based energy estimation model For embedded devices
We present an adaptive, feedback-based, energy estimation model for battery-powered embedded devices such as sensor network gateways and hand-held computers. Our technique maps ha...
Selim Gurun, Chandra Krintz
IWMM
2000
Springer
84views Hardware» more  IWMM 2000»
15 years 10 months ago
Designing a Trace Format for Heap Allocation Events
Dynamic storage allocation continues to play an important role in the performance and correctness of systems ranging from user productivity software to high-performance servers. W...
Trishul M. Chilimbi, Richard E. Jones, Benjamin G....
MICRO
2002
IEEE
159views Hardware» more  MICRO 2002»
15 years 11 months ago
Master/slave speculative parallelization
Master/Slave Speculative Parallelization (MSSP) is an execution paradigm for improving the execution rate of sequential programs by parallelizing them speculatively for execution ...
Craig B. Zilles, Gurindar S. Sohi
ISCAS
2005
IEEE
122views Hardware» more  ISCAS 2005»
16 years 5 days ago
A mixed analog-digital hybrid for speech enhancement purposes
Abstract— This paper presents and evaluates a hybrid implementation of a low complexity algorithm for speech enhancement, the Adaptive Gain Equalizer (AGE). The AGE is a subband ...
Benny Sallberg, Mattias Dahl, Henrik Akesson, Ingv...