Sciweavers

1998 search results - page 201 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
SIGMOD
2011
ACM
442views Database» more  SIGMOD 2011»
14 years 9 months ago
ArrayStore: a storage manager for complex parallel array processing
We present the design, implementation, and evaluation of ArrayStore, a new storage manager for complex, parallel array processing. ArrayStore builds on prior work in the area of m...
Emad Soroush, Magdalena Balazinska, Daniel L. Wang
DATE
2009
IEEE
128views Hardware» more  DATE 2009»
16 years 1 months ago
Temperature-aware scheduler based on thermal behavior grouping in multicore systems
—Dynamic Thermal Management techniques have been widely accepted as a thermal solution for their low cost and simplicity. The techniques have been used to manage the heat dissipa...
Inchoon Yeo, Eun Jung Kim
3DPVT
2006
IEEE
162views Visualization» more  3DPVT 2006»
16 years 19 days ago
How Far Can We Go with Local Optimization in Real-Time Stereo Matching
Applications such as robot navigation and augmented reality require high-accuracy dense disparity maps in real-time and online. Due to time constraint, most realtime stereo applic...
Liang Wang, Mingwei Gong, Minglun Gong, Ruigang Ya...
ISCA
2006
IEEE
137views Hardware» more  ISCA 2006»
16 years 18 days ago
Interconnect-Aware Coherence Protocols for Chip Multiprocessors
Improvements in semiconductor technology have made it possible to include multiple processor cores on a single die. Chip Multi-Processors (CMP) are an attractive choice for future...
Liqun Cheng, Naveen Muralimanohar, Karthik Ramani,...
DATE
2005
IEEE
116views Hardware» more  DATE 2005»
16 years 6 days ago
A Complete Network-On-Chip Emulation Framework
Current Systems-On-Chip (SoC) execute applications that demand extensive parallel processing. Networks-OnChip (NoC) provide a structured way of realizing interconnections on silic...
Nicolas Genko, David Atienza, Giovanni De Micheli,...