Sciweavers

9821 search results - page 1808 / 1965
» A Framework for the Development of Protocols
Sort
View
CCGRID
2006
IEEE
16 years 18 days ago
Proposal of MPI Operation Level Checkpoint/Rollback and One Implementation
With the increasing number of processors in modern HPC(High Performance Computing) systems, there are two emergent problems to solve. One is scalability, the other is fault tolera...
Yuan Tang, Graham E. Fagg, Jack Dongarra
CODES
2006
IEEE
16 years 18 days ago
System-level power-performance trade-offs in bus matrix communication architecture synthesis
System-on-chip communication architectures have a significant impact on the performance and power consumption of modern multiprocessor system-on-chips (MPSoCs). However, customiza...
Sudeep Pasricha, Young-Hwan Park, Fadi J. Kurdahi,...
IEEEPACT
2006
IEEE
16 years 17 days ago
Testing implementations of transactional memory
Transactional memory is an attractive design concept for scalable multiprocessors because it offers efficient lock-free synchronization and greatly simplifies parallel software....
Chaiyasit Manovit, Sudheendra Hangal, Hassan Chafi...
INFOCOM
2006
IEEE
16 years 16 days ago
Mistreatment in Distributed Caching Groups: Causes and Implications
— Although cooperation generally increases the amount of resources available to a community of nodes, thus improving individual and collective performance, it also allows for the...
Nikolaos Laoutaris, Georgios Smaragdakis, Azer Bes...
IROS
2006
IEEE
147views Robotics» more  IROS 2006»
16 years 16 days ago
Opportunistic Use of Vision to Push Back the Path-Planning Horizon
Abstract— Mobile robots need maps or other forms of geometric information about the environment to navigate. The mobility sensors (LADAR, stereo, etc.) on these robotic vehicles ...
Bart C. Nabbe, Derek Hoiem, Alexei A. Efros, Marti...
« Prev « First page 1808 / 1965 Last » Next »