Sciweavers

1420 search results - page 62 / 284
» A Framework for Scheduler Synthesis
Sort
View
3DPH
2009
129views Healthcare» more  3DPH 2009»
15 years 7 months ago
WAPA: A Wearable Framework for Aerobatic Pilot Aid
Disorientation induced by G-forces during aerobatic flight generates difficulties for the pilots to perfectly align their aerobatic maneuver. This paper presents a modular wearable...
Xavier Righetti, Sylvain Cardin, Daniel Thalmann
FPL
2003
Springer
95views Hardware» more  FPL 2003»
15 years 11 months ago
A Model for Hardware Realization of Kernel Loops
Abstract. Hardware realization of kernel loops holds the promise of accelerating the overall application performance and is therefore an important part of the synthesis process. In...
Jirong Liao, Weng-Fai Wong, Tulika Mitra
VLSID
2007
IEEE
209views VLSI» more  VLSID 2007»
16 years 6 months ago
Simultaneous Power Fluctuation and Average Power Minimization during Nano-CMOS Behavioral Synthesis
We present minimization methodologies and an algorithm for simultaneous scheduling, binding, and allocation for the reduction of total power and power fluctuation during behaviora...
Saraju P. Mohanty, Elias Kougianos
VLSID
2002
IEEE
128views VLSI» more  VLSID 2002»
16 years 6 months ago
System-Level Point-to-Point Communication Synthesis using Floorplanning Information
: In this paper, we present a point-to-point (P2P) communication synthesis methodology for SystemOn-Chip (SOC) design. We consider real-time systems where IP selection, mapping and...
Jingcao Hu, Yangdong Deng, Radu Marculescu
162
Voted
ICCAD
2006
IEEE
101views Hardware» more  ICCAD 2006»
16 years 3 months ago
Guaranteeing performance yield in high-level synthesis
Meeting timing constraint is one of the most important issues for modern design automation tools. This situation is exacerbated with the existence of process variation. Current hi...
Wei-Lun Hung, Xiaoxia Wu, Yuan Xie