1420 search results - page 47 / 284 » A Framework for Scheduler Synthesis |
150
click to vote
CODES
1999
IEEE
15 years 10 months ago
1999
IEEE
We present an approach to process scheduling for synthesis of safety-critical distributed embedded systems. Our system model captures both the flow of data and that of control. Th...
191
click to vote
DATE
1997
IEEE
15 years 10 months ago
1997
IEEE
This paper describes new algorithms for systemlevel software synthesis, namely the scheduling and allocation of a set of complex tasks running at multiple rates on a heterogeneous...
170
click to vote
RTAS
2005
IEEE
15 years 11 months ago
2005
IEEE
—Real-time systems need to use the schedulability test to determine whether or not admitted tasks can meet their deadlines. The utilization based schedulability test is the most ...
155
click to vote
ICCAD
1995
IEEE
15 years 9 months ago
1995
IEEE
Partitioning for the ASIC designs is examined and the interaction between high-level synthesis and partitioning is studied and incorporated in the solution. Four algorithms (calle...
168
click to vote
ISSS
1995
IEEE
15 years 9 months ago
1995
IEEE
Decisions taken at the earliest steps of the design process may have a significantimpact on the characteristics of the final implementation. This paper illustrates how power con...