Sciweavers

1420 search results - page 196 / 284
» A Framework for Scheduler Synthesis
Sort
View
AHS
2006
IEEE
124views Hardware» more  AHS 2006»
16 years 7 days ago
A Generic On-Chip Debugger for Wireless Sensor Networks
— This invited paper overviews the low level debug support hardware required for an on-chip predeployment debugging system for sensor networks. The solution provides significant...
Andrew B. T. Hopkins, Klaus D. McDonald-Maier
ITICSE
2006
ACM
16 years 4 days ago
Using patterns in the automatic marking of ER-diagrams
This paper illustrates how the notion of pattern can be used in the automatic analysis and synthesis of diagrams, applied particularly to the automatic marking of ER-diagrams. The...
Pete G. Thomas, Kevin G. Waugh, Neil Smith
NPAR
2006
ACM
16 years 3 days ago
Felt-based rendering
Felt is mankind’s oldest and simplest textile, composed of a pressed mass of fibers. Images can be formed directly in the fabric by arranging the fibers to represent the image...
Peter O'Donovan, David Mould
AI
2004
Springer
15 years 11 months ago
Constraint Satisfaction Methods for Information Personalization
Constraints formalize the dependencies in a physical world in terms of a logical relation among several unknowns. Constraint satisfaction methods allow efficient navigation of larg...
Syed Sibte Raza Abidi, Yong Han Chong
ESTIMEDIA
2004
Springer
15 years 11 months ago
A queuing-theoretic performance model for context-flow system-on-chip platforms
Abstract—Few analytical performance models that relate performance figure of merit to architectural design decisions are reported in recent studies of network-on-chip, which pre...
Rami Beidas, Jianwen Zhu