Sciweavers

3081 search results - page 183 / 617
» A Formal Ontology of Properties
Sort
View
ISARCS
2010
156views Hardware» more  ISARCS 2010»
15 years 8 months ago
A Road to a Formally Verified General-Purpose Operating System
Methods of formal description and verification represent a viable way for achieving fundamentally bug-free software. However, in reality only a small subset of the existing operati...
Martin Decký
JOT
2007
169views more  JOT 2007»
15 years 6 months ago
Translating AUML Diagrams into Maude Specifications: A Formal Verification of Agents Interaction Protocols
Agents Interaction Protocols (AIPs) play a crucial role in multi-agents systems development. They allow specifying sequences of messages between agents. Major proposed protocols s...
Farid Mokhati, Noura Boudiaf, Mourad Badri, Linda ...
ASYNC
2007
IEEE
129views Hardware» more  ASYNC 2007»
15 years 10 months ago
Formal Verification of CHP Specifications with CADP Illustration on an Asynchronous Network-on-Chip
Few formal verification techniques are currently available for asynchronous designs. In this paper, we describe a new approach for the formal verification of asynchronous architec...
Gwen Salaün, Wendelin Serwe, Yvain Thonnart, ...
TSMC
2011
289views more  TSMC 2011»
15 years 29 days ago
Formalizing Functional Flow Block Diagrams Using Process Algebra and Metamodels
Abstract—Functional flow block diagrams (FFBDs) are a traditional tool of systems engineering and remain popular in some systems engineering domains. However, their lack of form...
Allan I. McInnes, Brandon K. Eames, Russell J. Gro...
DAC
1998
ACM
16 years 7 months ago
Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement
Successive, formal refinement is a new approach for specification of embedded systems using a general-purpose programming language. Systems are formally modeled as Abstractable Sy...
James Shin Young, Josh MacDonald, Michael Shilman,...