Sciweavers

6188 search results - page 91 / 1238
» A DoS-limiting network architecture
Sort
View
CDC
2008
IEEE
128views Control Systems» more  CDC 2008»
16 years 27 days ago
Time-robust discrete control over networked Loosely Time-Triggered Architectures
In this paper we consider Loosely Time-Triggered Architectures (LTTA) as a networked infrastructure for deploying discrete control. LTTA are distributed architectures in which 1/ ...
Paul Caspi, Albert Benveniste
ICETET
2009
IEEE
16 years 1 months ago
Low Energy Tree Based Network on Chip Architectures Using Homogeneous Routers for Bandwidth and Latency Constrained Multimedia A
Abstract— Design of Network on chip architectures for multimedia applications is being widely studied. This involves design decisions at various levels of hierarchy. Topology des...
Deepak Majeti, Aditya Pasalapudi, Kishore Yalamanc...
FPL
2005
Springer
172views Hardware» more  FPL 2005»
15 years 12 months ago
An FPGA Network Architecture for Accelerating 3DES - CBC
This paper presents a DES/3DES core that will support Cipher Block Chaining (CBC) and also has a built in keygen that together take up about 10% of the resources in a Xilinx Virte...
Chin Mun Wee, Peter R. Sutton, Neil W. Bergmann
ICCD
2006
IEEE
137views Hardware» more  ICCD 2006»
16 years 3 months ago
Implementation and Evaluation of On-Chip Network Architectures
— Driven by the need for higher bandwidth and complexity reduction, off-chip interconnect has evolved from proprietary busses to networked architectures. A similar evolution is o...
Paul Gratz, Changkyu Kim, Robert G. McDonald, Step...
LCN
2008
IEEE
16 years 24 days ago
DiCAP: Distributed Packet Capturing architecture for high-speed network links
— IP traffic measurements form the basis of several network management tasks, such as accounting, planning, intrusion detection, and charging. High-speed network links challenge ...
Cristian Morariu, Burkhard Stiller