Sciweavers

6188 search results - page 887 / 1238
» A DoS-limiting network architecture
Sort
View
IPPS
1997
IEEE
15 years 11 months ago
A Reliable Hardware Barrier Synchronization Scheme
Barrier synchronization is a crucial operation for parallel systems. Many schemes have been proposed in the literature to achieve fast barrier synchronization through software, ha...
Rajeev Sivaram, Craig B. Stunkel, Dhabaleswar K. P...
COMPCON
1996
IEEE
15 years 11 months ago
Broadband Algorithms with the MicroUnity MediaProcessor
An important objective of the MicroUnity mediaprocessor is to allow the design of systems that replace hardwired functionality with software. One of the key design techniques that...
Curtis Abbott, Henry Massalin, Kevin Peterson, Tom...
FPL
1997
Springer
123views Hardware» more  FPL 1997»
15 years 11 months ago
P4: A platform for FPGA implementation of protocol boosters
Protocol Boosters are functional elements, inserted anddeleted fromnetwork protocol stacks on an as-neededbasis. The Protocol Booster design methodology attempts to improve end-to-...
Ilija Hadzic, Jonathan M. Smith
ICDCS
1994
IEEE
15 years 11 months ago
Submission of Transactions from Mobile Workstations in a Cooperative Multidatabase Processing Environment
In a multidatabase environment with mobile computers involved, the nature of computing is such that the user may not wait for the submitted global transaction to complete before d...
L. H. Yeo, Arkady B. Zaslavsky
INFOCOM
1993
IEEE
15 years 11 months ago
Experimental Evaluation of SunOS IPC and TCP/IP Protocol Implementation
Progress in the field of high speed networking and distributed applications has led to a debate in the research community on the suitability of existing protocols such as TCP/IP ...
Christos Papadopoulos, Guru M. Parulkar