Sciweavers

6188 search results - page 300 / 1238
» A DoS-limiting network architecture
Sort
View
SIGCOMM
2000
ACM
15 years 11 months ago
Endpoint admission control: Architectural issues and performance
The traditional approach to implementing admission control, as exemplified by the Integrated Services proposal in the IETF, uses a signalling protocol to establish reservations a...
Lee Breslau, Edward W. Knightly, Scott Shenker, Io...
ISCA
1998
IEEE
126views Hardware» more  ISCA 1998»
15 years 11 months ago
Switcherland: A QoS Communication Architecture for Workstation Clusters
Computer systems have become powerful enough to process continuous data streams such as video or animated graphics. While processing power and communication bandwidth of today...
Hans Eberle, Erwin Oertli
ASPDAC
2009
ACM
141views Hardware» more  ASPDAC 2009»
15 years 10 months ago
Adaptive inter-router links for low-power, area-efficient and reliable Network-on-Chip (NoC) architectures
Abstract-- The increasing wire delay constraints in deep submicron VLSI designs have led to the emergence of scalable and modular Network-on-Chip (NoC) architectures. As the power ...
Avinash Karanth Kodi, Ashwini Sarathy, Ahmed Louri...
DSD
2004
IEEE
136views Hardware» more  DSD 2004»
15 years 10 months ago
Architecture of Wireless Sensor Node using Novel Ultra-Wideband Modulation Scheme
Recently ultra-wideband (UWB) communications has emerged as an alternative to narrowband communications used in wireless sensor networks. One of UWB(s) most attractive feature for...
Matthew D'Souza, Adam Postula
ISCA
1995
IEEE
118views Hardware» more  ISCA 1995»
15 years 10 months ago
The EM-X Parallel Computer: Architecture and Basic Performance
Latency tolerance is essential in achieving high performance on parallel computers for remote function calls and fine-grained remote memory accesses. EM-X supports interprocessor ...
Yuetsu Kodama, Hirohumi Sakane, Mitsuhisa Sato, Ha...