Sciweavers

6188 search results - page 283 / 1238
» A DoS-limiting network architecture
Sort
View
CD
2004
Springer
15 years 10 months ago
A Tailorable Environment for Assessing the Quality of Deployment Architectures in Highly Distributed Settings
Abstract. A distributed software system's deployment architecture can have a significant impact on the system's properties. These properties will depend on various system...
Marija Mikic-Rakic, Sam Malek, Nels Beckman, Nenad...
ASAP
2008
IEEE
161views Hardware» more  ASAP 2008»
15 years 8 months ago
Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards
In this paper, we propose a novel multi-code turbo decoder architecture for 4G wireless systems. To support various 4G standards, a configurable multi-mode MAP (maximum a posterio...
Yang Sun, Yuming Zhu, Manish Goel, Joseph R. Caval...
TVLSI
2008
133views more  TVLSI 2008»
15 years 6 months ago
A Medium-Grain Reconfigurable Architecture for DSP: VLSI Design, Benchmark Mapping, and Performance
Reconfigurable hardware has become a well-accepted option for implementing digital signal processing (DSP). Traditional devices such as field-programmable gate arrays offer good fi...
Mitchell J. Myjak, José G. Delgado-Frias
CSCW
2012
ACM
14 years 2 months ago
Towards self-optimizing collaborative systems
Two important performance metrics in collaborative systems are local and remote response times. Previous analytical and simulation work has shown that these response times depend ...
Sasa Junuzovic, Prasun Dewan
SBCCI
2003
ACM
213views VLSI» more  SBCCI 2003»
16 years 1 days ago
Algorithms and Tools for Network on Chip Based System Design
Network on Chip (NoC) is a new paradigm for designing core based System on Chips. It supports high degree of reusability and is scalable. In this paper, an efficient Two-Step Gene...
Tang Lei, Shashi Kumar