Sciweavers

6188 search results - page 249 / 1238
» A DoS-limiting network architecture
Sort
View
FPL
2007
Springer
100views Hardware» more  FPL 2007»
16 years 27 days ago
Clock-Aware Placement for FPGAs
The programmable clock networks in FPGAs have a significant impact on overall power, area, and delay. Not only does the clock network itself dissipate a significant amount of powe...
Julien Lamoureux, Steven J. E. Wilton
NCA
2005
IEEE
16 years 9 days ago
Providing Hard Real-Time Guarantees in Context-Aware Applications: Challenges and Requirements
Context-aware applications rely on the ability to perceive the state of the surrounding environment. In this paper, we address a class of such applications where real-time guarant...
Malika Boulkenafed, Barbara Hughes, René Me...
MIDDLEWARE
2004
Springer
16 years 2 days ago
Monitoring the connectivity of a grid
Grid computing is a new paradigm that enables the distributed coordination of resources and services which are geographically dispersed, span multiple trust domains and are hetero...
Sergio Andreozzi, Augusto Ciuffoletti, Antonia Ghi...
SIGMETRICS
2011
ACM
139views Hardware» more  SIGMETRICS 2011»
14 years 9 months ago
Slick packets
Source-controlled routing has been proposed as a way to improve flexibility of future network architectures, as well as simplifying the data plane. However, if a packet specifie...
Giang T. K. Nguyen, Rachit Agarwal, Junda Liu, Mat...
ICCD
2004
IEEE
148views Hardware» more  ICCD 2004»
16 years 3 months ago
Many-to-Many Core-Switch Mapping in 2-D Mesh NoC Architectures
In this paper, we investigate the core-switch mapping(CSM) problem that optimally maps cores onto an NoC architecture such that either the energy consumption or the congestion is ...
Chan-Eun Rhee, Han-You Jeong, Soonhoi Ha