Sciweavers

6188 search results - page 191 / 1238
» A DoS-limiting network architecture
Sort
View
MOBICOM
2006
ACM
16 years 17 days ago
State-of-the-art in protocol research for underwater acoustic sensor networks
In this paper, architectures for two-dimensional and three-dimensional underwater sensor networks are discussed. A detailed overview on the current solutions for medium access con...
Ian F. Akyildiz, Dario Pompili, Tommaso Melodia
ICES
2005
Springer
195views Hardware» more  ICES 2005»
16 years 4 days ago
Intrinsic Evolution of Sorting Networks: A Novel Complete Hardware Implementation for FPGAs
A specialized architecture was developed and evaluated to evolve relatively large sorting networks in an ordinary FPGA. Genetic unit and fitness function are also implemented on t...
Jan Korenek, Lukás Sekanina
ANCS
2008
ACM
15 years 8 months ago
Low power architecture for high speed packet classification
Today's routers need to perform packet classification at wire speed in order to provide critical services such as traffic billing, priority routing and blocking unwanted Inte...
Alan Kennedy, Xiaojun Wang, Zhen Liu, Bin Liu
TCSV
2008
298views more  TCSV 2008»
15 years 6 months ago
TrustStream: A Secure and Scalable Architecture for Large-Scale Internet Media Streaming
Abstract--To effectively address the explosive growth of multimedia applications over the Internet, a large-scale media streaming system has to fully take into account the issues o...
Hao Yin, Chuang Lin, Qian Zhang, Zhijia Chen, Dape...
MICRO
2009
IEEE
147views Hardware» more  MICRO 2009»
16 years 1 months ago
Complexity effective memory access scheduling for many-core accelerator architectures
Modern DRAM systems rely on memory controllers that employ out-of-order scheduling to maximize row access locality and bank-level parallelism, which in turn maximizes DRAM bandwid...
George L. Yuan, Ali Bakhoda, Tor M. Aamodt