Sciweavers

6188 search results - page 190 / 1238
» A DoS-limiting network architecture
Sort
View
DAC
2006
ACM
16 years 18 days ago
DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip
A novel routing algorithm, namely dynamic XY (DyXY) routing, is proposed for NoCs to provide adaptive routing and ensure deadlock-free and livelock-free routing at the same time. ...
Ming Li, Qing-An Zeng, Wen-Ben Jone
APCSAC
2005
IEEE
16 years 7 days ago
Matrix-Star Graphs: A New Interconnection Network Based on Matrix Operations
Hyeong-Ok Lee, Jong-Seok Kim, Kyoung-Wook Park, Je...
DATE
2003
IEEE
151views Hardware» more  DATE 2003»
15 years 12 months ago
SPIN: A Scalable, Packet Switched, On-Chip Micro-Network
This paper presents the SPIN micro-network that is a generic, scalable interconnect architecture for system on chip. The SPIN architecture relies on packet switching and point-to-...
Adrijean Andriahantenaina, Hervé Charlery, ...
ICMCS
2000
IEEE
63views Multimedia» more  ICMCS 2000»
15 years 11 months ago
Unifying Conversational Multimedia Interfaces for Accessing Network Services Across Communication Devices
This paper investigates architecture and interface design issues in engineering conversational multimedia interfaces for accessing network-based services. In particular, we focus ...
Giuseppe Di Fabbrizio, S. Narayanan, P. Ruscitti, ...
LCN
2005
IEEE
16 years 6 days ago
Network Management Challenges for Next Generation Networks
Generally, current network management technologies follow two approaches: ITU-T’s recommendations for Telecommunication Management Network (TMN) and IETF’s Simple Network Mana...
Mo Li, Kumbesan Sandrasegaran