Sciweavers

6188 search results - page 1217 / 1238
» A DoS-limiting network architecture
Sort
View
ICS
2004
Tsinghua U.
15 years 11 months ago
Evaluating support for global address space languages on the Cray X1
The Cray X1 was recently introduced as the first in a new line of parallel systems to combine high-bandwidth vector processing with an MPP system architecture. Alongside capabili...
Christian Bell, Wei-Yu Chen, Dan Bonachea, Katheri...
IDEAL
2004
Springer
15 years 11 months ago
Combining Local and Global Models to Capture Fast and Slow Dynamics in Time Series Data
Many time series exhibit dynamics over vastly different time scales. The standard way to capture this behavior is to assume that the slow dynamics are a “trend”, to de-trend t...
Michael Small
IFIP
2004
Springer
15 years 11 months ago
The Inherent Queuing Delay of Parallel Packet Switches
The parallel packet switch (PPS) extends the inverse multiplexing architecture, and is extensively used as the core of contemporary commercial switches. A key factor in the perfor...
Hagit Attiya, David Hay
ISPA
2004
Springer
15 years 11 months ago
Performance-Aware Load Balancing for Multiclusters
In a multicluster architecture, where jobs can be submitted through each constituent cluster, the job arrival rates in individual clusters may be uneven and the load therefore need...
Ligang He, Stephen A. Jarvis, David A. Bacigalupo,...
JSSPP
2004
Springer
15 years 11 months ago
Multi-toroidal Interconnects: Using Additional Communication Links to Improve Utilization of Parallel Computers
Three-dimensional torus is a common topology of network interconnects of multicomputers due to its simplicity and high scalability. A parallel job submitted to a three-dimensional...
Yariv Aridor, Tamar Domany, Oleg Goldshmidt, Edi S...
« Prev « First page 1217 / 1238 Last » Next »