Sciweavers

6188 search results - page 1171 / 1238
» A DoS-limiting network architecture
Sort
View
MICRO
2008
IEEE
119views Hardware» more  MICRO 2008»
16 years 21 days ago
The StageNet fabric for constructing resilient multicore systems
Scaling of CMOS feature size has long been a source of dramatic performance gains. However, the reduction in voltage levels has not been able to match this rate of scaling, leadin...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Jason ...
SP
2008
IEEE
129views Security Privacy» more  SP 2008»
16 years 21 days ago
Secure Web Browsing with the OP Web Browser
Abstract—Current web browsers are plagued with vulnerabilities, providing hackers with easy access to computer systems via browser-based attacks. Browser security efforts that re...
Chris Grier, Shuo Tang, Samuel T. King
IEEESCC
2007
IEEE
16 years 19 days ago
Web Services Security and Privacy
eb services are becoming widely deployed to implement the automation of business processes such as supply chain management, inventory tracking, and healthcare management, just to ...
Patrick C. K. Hung, Casey K. Fung
ISPASS
2007
IEEE
16 years 18 days ago
PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator
In this paper, we introduce PTLsim, a cycle accurate full system x86-64 microprocessor simulator and virtual machine. PTLsim models a modern superscalar out of order x86-64 proces...
Matt T. Yourst
IEEEPACT
2006
IEEE
16 years 10 days ago
Two-level mapping based cache index selection for packet forwarding engines
Packet forwarding is a memory-intensive application requiring multiple accesses through a trie structure. The efficiency of a cache for this application critically depends on the ...
Kaushik Rajan, Ramaswamy Govindarajan
« Prev « First page 1171 / 1238 Last » Next »