Sciweavers

6188 search results - page 1144 / 1238
» A DoS-limiting network architecture
Sort
View
FPGA
2006
ACM
117views FPGA» more  FPGA 2006»
15 years 10 months ago
Context-free-grammar based token tagger in reconfigurable devices
In this paper, we present reconfigurable hardware architecture for detecting semantics of streaming data on 1+ Gbps networks. The design leverages on the characteristics of contex...
Young H. Cho, James Moscola, John W. Lockwood
FPL
2006
Springer
120views Hardware» more  FPL 2006»
15 years 10 months ago
Regular Expression Software Deceleration for Intrusion Detection Systems
The use of reconfigurable hardware for network security applications has recently made great strides as FPGA devices have provided larger and faster resources. Regular expressions...
Zachary K. Baker, Viktor K. Prasanna, Hong-Jip Jun...
ECAI
2000
Springer
15 years 10 months ago
The WITAS Unmanned Aerial Vehicle Project
The purpose of this paper is to provide a broad overview of the WITAS Unmanned Aerial Vehicle Project. The WITAS UAV project is an ambitious, long-term basic research project with ...
Patrik Dohrty, Gösta H. Granlund, Krzysztof K...
COOPIS
1997
IEEE
15 years 10 months ago
Design and Implementation of a Distributed Workflow Enactment Service
Workflows are activities involving the coordinated execution of multiple tasks performed by different processing entities, mostly in distributed heterogeneous environments which a...
Esin Gokkoca, Mehmet Altinel, Ibrahim Cingil, Nesi...
ARVLSI
1995
IEEE
78views VLSI» more  ARVLSI 1995»
15 years 10 months ago
A technique for high-speed, fine-resolution pattern generation and its CMOS implementation
This paper presents an architecture for generating a high-speed data pattern with precise edge placement resolution by using the matched delay technique. The technique involves ...
Gary C. Moyer, Mark Clements, Wentai Liu, Toby Sch...
« Prev « First page 1144 / 1238 Last » Next »