6188 search results - page 1143 / 1238 » A DoS-limiting network architecture |
200
click to vote
CSMR
2004
IEEE
15 years 10 months ago
2004
IEEE
In software product families, the full benefit of reuse can only be achieved if traceability of requirements to architecture, components and further down to source code is support...
185
click to vote
CAISE
2006
Springer
15 years 10 months ago
2006
Springer
The quest for designing secure and trusted software has led to refined Software Engineering methodologies that rely on tools to support the design process. Automated reasoning mech...
182
click to vote
CODES
2006
IEEE
15 years 10 months ago
2006
IEEE
During System on Chip (SoC) design, Network on Chip (NoC) prototyping is used for adapting NoC parameters to the application running on the chip. This prototyping is currently don...
166
click to vote
DATE
2006
IEEE
15 years 10 months ago
2006
IEEE
This paper presents the design of a Time-Triggered Ethernet (TTE) Switch, which is one of the core units of the Time-Triggered Ethernet system. Time-triggered Ethernet is a commun...
155
click to vote
FPGA
2006
ACM
15 years 10 months ago
2006
ACM
While previous research has shown that FPGAs can efficiently implement many types of computations, their flexibility inherently limits their clock rate. Several research groups ha...