Sciweavers

6188 search results - page 1026 / 1238
» A DoS-limiting network architecture
Sort
View
DSN
2007
IEEE
16 years 29 days ago
Using Register Lifetime Predictions to Protect Register Files against Soft Errors
— Device scaling and large integration increase the vulnerability of microprocessors to transient errors. One of the structures where errors can be most harmful is the register ï...
Pablo Montesinos, Wei Liu, Josep Torrellas
DSN
2007
IEEE
16 years 29 days ago
Using Process-Level Redundancy to Exploit Multiple Cores for Transient Fault Tolerance
Transient faults are emerging as a critical concern in the reliability of general-purpose microprocessors. As architectural trends point towards multi-threaded multi-core designs,...
Alex Shye, Tipp Moseley, Vijay Janapa Reddi, Josep...
DSN
2007
IEEE
16 years 29 days ago
Fault Tolerant Approaches to Nanoelectronic Programmable Logic Arrays
Programmable logic arrays (PLA), which can implement arbitrary logic functions in a two-level logic form, are promising as platforms for nanoelectronic logic due to their highly r...
Wenjing Rao, Alex Orailoglu, Ramesh Karri
ICC
2007
IEEE
16 years 29 days ago
INTELiCON: Intelligent Connectivity Framework for the Simultaneous Use of Multiple Interfaces
— Widespread deployment of Wi-Fi together with 3G upgrades to cellular networks is rapidly creating areas where multiple wireless IP technologies are accessible. WiMAX will furth...
Kyriakos Manousakis, Praveen Gopalakrishnan, Dave ...
ICC
2007
IEEE
112views Communications» more  ICC 2007»
16 years 29 days ago
Cross-layer Design and Analysis of Wireless Profiled TCP for Vertical Handover
Abstract - In this paper, we consider downward and upward vertical handovers in integrated wireless LAN and cellular networks, and address Wireless Profiled TCP premature timeouts ...
Humphrey Rutagemwa, Sangheon Pack, Xuemin Shen, Jo...
« Prev « First page 1026 / 1238 Last » Next »