Sciweavers

6188 search results - page 1022 / 1238
» A DoS-limiting network architecture
Sort
View
DATE
2009
IEEE
107views Hardware» more  DATE 2009»
16 years 1 months ago
Learning early-stage platform dimensioning from late-stage timing verification
— Today's innovations in the automotive sector are, to a great extent, based on electronics. The increasing integration complexity and stringent cost reduction goals turn E/...
Kai Richter, Marek Jersak, Rolf Ernst
DSN
2009
IEEE
16 years 1 months ago
Fast memory state synchronization for virtualization-based fault tolerance
Virtualization provides the possibility of whole machine migration and thus enables a new form of fault tolerance that is completely transparent to applications and operating syst...
Maohua Lu, Tzi-cker Chiueh
DSN
2009
IEEE
16 years 1 months ago
Power supply induced common cause faults-experimental assessment of potential countermeasures
Fault-tolerant architectures based on physical replication of components are vulnerable to faults that cause the same effect in all replica. Short outages in a power supply shared...
Peter Tummeltshammer, Andreas Steininger
GLVLSI
2009
IEEE
154views VLSI» more  GLVLSI 2009»
16 years 1 months ago
Design of a maximum-likelihood detector for cooperative communications in intersymbol interference channels
Recently, cooperative communication has attracted a lot of attention for its potential to increase spatial diversity. However, limited attention has been paid to the physical laye...
Yanjie Peng, Andrew G. Klein, Xinming Huang
NOCS
2009
IEEE
16 years 1 months ago
Best of both worlds: A bus enhanced NoC (BENoC)
While NoCs are efficient in delivering high throughput point-to-point traffic, their multi-hop operation is too slow for latency sensitive signals. In addition, NoCS are inefficie...
Ran Manevich, Isask'har Walter, Israel Cidon, Avin...
« Prev « First page 1022 / 1238 Last » Next »