7891 search results - page 1008 / 1579 » A Distributed Scheduling Framework |
251
click to vote
HPCA
2006
IEEE
16 years 7 months ago
2006
IEEE
An integrated, hardware / software co-designed CISC processor is proposed and analyzed. The objectives are high performance and reduced complexity. Although the x86 ISA is targete...
221
click to vote
HPCA
2005
IEEE
16 years 7 months ago
2005
IEEE
A large multi-ported register file is indispensable for exploiting instruction level parallelism (ILP) in today's dynamically scheduled superscalar processors. The number of ...
190
click to vote
HPCA
2005
IEEE
16 years 7 months ago
2005
IEEE
Memory system optimizations have been well studied on single-threaded systems; however, the wide use of simultaneous multithreading (SMT) techniques raises questions over their ef...
190
click to vote
OSDI
2008
ACM
16 years 7 months ago
2008
ACM
An error that occurs in a microkernel operating system service can potentially result in state corruption and service failure. A simple restart of the failed service is not always...
229
click to vote
SIGMOD
2003
ACM
16 years 7 months ago
2003
ACM
Abstract-- Sensor networks are typically unattended because of their deployment in hazardous, hostile or remote environments. This makes the problem of conserving energy at individ...