Sciweavers

894 search results - page 73 / 179
» A Dependability-Driven System-Level Design Approach for Embe...
Sort
View
HICSS
2007
IEEE
120views Biometrics» more  HICSS 2007»
16 years 15 days ago
A Model-Based Approach for Platform-Independent Binary Components with Precise Timing and Fine-Grained Concurrency
Fine grained concurrency and accurate timing can be essential for embedded hardware and software systems. These requirements should be reflected in the specification and must be c...
Tim Schattkowsky, Gregor Engels, Alexander Fö...
DATE
2008
IEEE
119views Hardware» more  DATE 2008»
16 years 19 days ago
Guiding Circuit Level Fault-Tolerance Design with Statistical Methods
In the last decade, the focus of fault-tolerance methods has tended towards circuit level modifications, such as transistor resizing, and away from expensive system level redunda...
Drew C. Ness, David J. Lilja
ISCAS
2007
IEEE
104views Hardware» more  ISCAS 2007»
16 years 14 days ago
Reduction of Register File Delay Due to Process Variability in VLIW Embedded Processors
Process variation in future technologies can cause severe performance degradation since different parts of the shared Register File (RF) in VLIW processors may operate at various ...
Praveen Raghavan, José L. Ayala, David Atie...
VLSID
2007
IEEE
206views VLSI» more  VLSID 2007»
16 years 6 months ago
MAX: A Multi Objective Memory Architecture eXploration Framework for Embedded Systems-on-Chip
Today's feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at a low cost and l...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...
SAMOS
2007
Springer
16 years 9 days ago
An Evolutionary Approach to Area-Time Optimization of FPGA designs
—This paper presents a new methodology based on evolutionary multi-objective optimization (EMO) to synthesize multiple complex modules on programmable devices (FPGAs). It starts ...
Fabrizio Ferrandi, Pier Luca Lanzi, Gianluca Paler...