59 search results - page 9 / 12 » A Delay Model and Speculative Architecture for Pipelined Rou... |
182
click to vote
HPCA
1998
IEEE
15 years 10 months ago
1998
IEEE
The performance of a concurrent multithreaded architectural model, called superthreading 15 , is studied in this paper. It tries to integrate optimizing compilation techniques and...
155
click to vote
FPGA
1999
ACM
15 years 10 months ago
1999
ACM
In this work we investigate the routing architecture of FPGAs, focusing primarily on determining the best distribution of routing segment lengths and the best mix of pass transist...
147
click to vote
ASPLOS
2010
ACM
16 years 17 days ago
2010
ACM
As the number of devices available per chip continues to increase, the computational potential of future computer architectures grows likewise. While this is a clear benefit for f...
146
click to vote
ICCAD
1997
IEEE
15 years 10 months ago
1997
IEEE
This paper presents a versatile scheduling model and an efficient control synthesis methodology which enables architectural (high-level) design/synthesis systems to seamlessly su...
139
click to vote
MSWIM
2005
ACM
15 years 11 months ago
2005
ACM
The concept of care-of-address (CoA) is a major cause of excessive handoff delay in Mobile IPv6 for real time multimedia traffic. Many schemes eliminate the use of CoA at the micr...