Sciweavers

1956 search results - page 238 / 392
» A Critical View of Context
Sort
View
ISCA
1994
IEEE
80views Hardware» more  ISCA 1994»
15 years 10 months ago
A Study of Single-Chip Processor/Cache Organizations for Large Numbers of Transistors
This paper presents an examination of different cache and processor configurations assuming transistor densities will continue to increase as they have in the past. While in the s...
Matthew K. Farrens, Gary S. Tyson, Andrew R. Plesz...
ISCA
1994
IEEE
129views Hardware» more  ISCA 1994»
15 years 10 months ago
Impact of Sharing-Based Thread Placement on Multithreaded Architectures
Multithreaded architectures context switch between instruction streams to hide memory access latency. Although this improves processor utilization, it can increase cache interfere...
Radhika Thekkath, Susan J. Eggers
B
2007
Springer
15 years 10 months ago
Automatic Translation from Combined B and CSP Specification to Java Programs
Abstract. A recent contribution to the formal specification and verification of concurrent systems is the integration of the state- and event-based approaches B and CSP, specifical...
Letu Yang, Michael Poppleton
ECOOP
2007
Springer
15 years 10 months ago
Validity Invariants and Effects
Object invariants describe the consistency of object states, and are crucial for reasoning about the correctness of object-oriented programs. However, reasoning about object invari...
Yi Lu 0003, John Potter, Jingling Xue
EMNETS
2007
15 years 10 months ago
SeeDTV: deployment-time validation for wireless sensor networks
Deployment of a wireless sensor network (WSN) system is a critical step because theoretical models and assumptions often differ from real environmental characteristics and perform...
H. Liu, Leo Selavo, John A. Stankovic