Sciweavers

233 search results - page 14 / 47
» A Counterflow Pipeline Experiment
Sort
View
FPGA
2006
ACM
224views FPGA» more  FPGA 2006»
15 years 9 months ago
Flexible implementation of genetic algorithms on FPGAs
In this paper, we propose a technique to flexibly implement genetic algorithms for various problems on FPGAs. For the purpose, we propose a basic architecture for GA which consist...
Tatsuhiro Tachibana, Yoshihiro Murata, Naoki Shiba...
DSD
2002
IEEE
86views Hardware» more  DSD 2002»
15 years 11 months ago
Using Formal Tools to Study Complex Circuits Behaviour
We use a formal tool to extract Finite State Machines (FSM) based representations (lists of states and transitions) of sequential circuits described by flip-flops and gates. The...
Paul Amblard, Fabienne Lagnier, Michel Lévy
MICRO
1995
IEEE
102views Hardware» more  MICRO 1995»
15 years 9 months ago
Zero-cycle loads: microarchitecture support for reducing load latency
Untolerated load instruction latencies often have a significant impact on overall program performance. As one means of mitigating this effect, we present an aggressive hardware-b...
Todd M. Austin, Gurindar S. Sohi
ACL
2009
15 years 3 months ago
Learning Context-Dependent Mappings from Sentences to Logical Form
We consider the problem of learning context-dependent mappings from sentences to logical form. The training examples are sequences of sentences annotated with lambda-calculus mean...
Luke S. Zettlemoyer, Michael Collins
CIMAGING
2009
94views Hardware» more  CIMAGING 2009»
15 years 3 months ago
Iterative demosaicking accelerated: theory and fast noniterative implementations
Color image demosaicking is a key process in the digital imaging pipeline. In this paper, we present a rigorous treatment of a classical demosaicking algorithm based on alternatin...
Yue M. Lu, Mina Karzand, Martin Vetterli