1404 search results - page 207 / 281 » A C to Hardware Software Compiler |
183
click to vote
ISCA
1996
IEEE
15 years 10 months ago
1996
IEEE
Memory latency is an important bottleneck in system performance that cannot be adequately solved by hardware alone. Several promising software techniques have been shown to addres...
184
click to vote
OOPSLA
2009
Springer
16 years 25 days ago
2009
Springer
Programmers build large-scale systems with multiple languages to reuse legacy code and leverage languages best suited to their problems. For instance, the same program may use Jav...
193
click to vote
EUROPAR
2010
Springer
15 years 7 months ago
2010
Springer
Abstract. Traditional parallel programming methodologies for improving performance assume cache-based parallel systems. However, new architectures, like the IBM Cyclops-64 (C64), b...
182
click to vote
MICRO
2009
IEEE
16 years 28 days ago
2009
IEEE
Hardware support for dynamic analysis can minimize the performance overhead of useful applications such as security checks, debugging, and profiling. To eliminate implementation ...
174
click to vote
ASPLOS
2012
ACM
14 years 2 months ago
2012
ACM
Numerous tools have been proposed to help developers fix software errors and inefficiencies. Widely-used techniques such as memory checking suffer from overheads that limit thei...