1921 search results - page 210 / 385 » : Designing a Scalable Build Process |
154
click to vote
DAC
2006
ACM
16 years 7 months ago
2006
ACM
We address the problem of estimating controller delay from high-level specifications during behavioral synthesis. Typically, the critical path of a synthesised behavioral design g...
162
click to vote
ICCCN
2008
IEEE
16 years 23 days ago
2008
IEEE
—Parallel firewalls offer a scalable low latency design for inspecting packets at high speeds. Typically consisting of an array of m firewalls, these systems filter arriving p...
143
click to vote
DATE
2007
IEEE
16 years 20 days ago
2007
IEEE
Networks-on-Chip (NoCs) have recently emerged as a scalable alternative to classical bus and point-to-point architectures. To date, performance evaluation of NoC designs is largel...
167
click to vote
PDP
2006
IEEE
16 years 10 days ago
2006
IEEE
— The Parallel Resource-Optimal (PRO) computation model was introduced by Gebremedhin et al. [2002] as a framework for the design and analysis of efficient parallel algorithms. ...
159
click to vote
NOSSDAV
2005
Springer
15 years 11 months ago
2005
Springer
In this position paper, we examine recent technology trends that have resulted in a broad spectrum of camera sensors, wireless radio technologies, and embedded sensor platforms wi...