Joint design-time and post-silicon optimization for digitally tuned analog circuits