Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

137

ICCD
1992
IEEE

83views Hardware» more ICCD 1992»

Logical Verification of the NVAX CPU Chip Design

15 years 10 months ago

Logical Verification of the NVAX CPU Chip Design

Download www.hpl.hp.com

ct Digital's NVAX high-performance microprocessor has a complex logical design. A rigorous simulation-based verification effort was undertaken to ensure that there were no logical errors. At the core of the effort were implementation-oriented, directed, pseudorandom exercisers. These exercisers were supplemented with implementation-specific focused tests and existing VAX architectural tests. Only 15 logical bugs, all unobtrusive, were detected in the first-pass design, and the operating system booted with first-pass chips in a prototype system.

Walker Anderson

Real-time Traffic

Complex Logical Design | Hardware | ICCD 1992 | Logical Errors | Simulation-based Verification Effort |

claim paper

Related Content

» Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verificati...

» Formal Verification of Partial Good SelfTest Fencing Structures

» Enabling LargeScale Pervasive Logic Verification through MultiAlgorithmic Formal Reasoning

» HardwareSoftware Instruction Set Configurability for SystemonChip Processors

» Staged memory scheduling Achieving high performance and scalability in heterogeneous syste...

» A Formal Verification Methodology for Checking Data Integrity

» An FPGA based verification platform for HyperTransport 3x

» Schedulingbased testcase generation for verification of multimedia SoCs

» Selective state retention design using symbolic simulation

Post Info
More Details (n/a)

Added	10 Aug 2010
Updated	10 Aug 2010
Type	Conference
Year	1992
Where	ICCD
Authors	Walker Anderson

Comments (0)